refactor: fix release building for aarch64 and arm

Signed-off-by: EnderIce2 <enderice2@protonmail.com>
This commit is contained in:
2025-01-11 07:11:28 +02:00
parent 75c8dbd31b
commit 3af04bce80
16 changed files with 40 additions and 10 deletions

View File

@ -163,8 +163,9 @@ namespace CPU
asmv("popl %0"
: "=r"(Flags));
return Flags & (1 << 9);
#elif defined(__aarch64__)
#warning "aarch64 not implemented"
#else
#warning "not implemented"
UNUSED(Flags);
return 0;
#endif
}

View File

@ -80,6 +80,7 @@ namespace v0
#elif defined(__aarch64__)
UNUSED(cs);
stub;
return 0;

View File

@ -36,7 +36,9 @@ namespace Memory
this->PTEIndex = Address & 0x3FF;
Address >>= 10;
this->PDEIndex = Address & 0x3FF;
#elif defined(__aarch64__)
#else
#warning "not implemented"
UNUSED(Address);
#endif
if (VirtualAddress > PAGE_SIZE)

View File

@ -330,6 +330,8 @@ namespace Memory
MgrLock.Lock(__FUNCTION__);
#else
#warning "Not implemented"
UNUSED(AddressToMap);
UNUSED(RealAddress);
#endif
}

View File

@ -188,6 +188,8 @@ nsa __noreturn void HandleUnrecoverableException(CPU::ExceptionFrame *Frame)
#if defined(__amd64__) || defined(__i386__)
ExPrint("\x1b[30;41mUnrecoverable exception %#lx on CPU %d\n",
Frame->InterruptNumber, core->ID);
#else
UNUSED(core);
#endif
#if defined(__amd64__) || defined(__i386__)
ExPrint("CR0=%#lx CR2=%#lx CR3=%#lx CR4=%#lx CR8=%#lx\n",

View File

@ -328,7 +328,7 @@ nsa void DisplayMainScreen(CPU::ExceptionFrame *Frame)
#elif defined(__i386__)
Frame->eip);
#elif defined(__arm__)
0);
0);
#elif defined(__aarch64__)
0);
#warning "aarch64 not implemented"
@ -779,6 +779,9 @@ nsa void DisplayAssertionFailed(const char *File, int Line, const char *Expressi
asmv("movl %%cr3, %0" : "=r"(ef.cr3));
ef.eip = (uint32_t)fun;
ef.ebp = ef.esp = (uint32_t)stk;
#else
UNUSED(fun);
UNUSED(stk);
#endif
DisplayStackScreen(&ef);

View File

@ -154,6 +154,8 @@ nsa bool UserModeExceptionHandler(CPU::ExceptionFrame *Frame)
break;
}
}
#else
UNUSED(proc);
#endif
if (sigRet == 0)